Sheet

PTO/SB/08B (10-01)

Approved for use through 10/31/2002, OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

ct of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of

2

Complete if Known 09/759,414 Applicati n Number 01-13-2001 Filing Date LI, ZHE First Named Invent r 2123 Group Art Unit TESKA, KEVIN-J-**Examiner Name** Attorney Docket Number

Tom Steuens

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	┫
	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue aumber(s), publisher, city and/or country where published.	
THS		SY. HUANG et al, "AutoFix: a hybrid tool for automatic logic rectification" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 9, September 1999, pp. 1376-1384, IEEE, U.S.A.	
THS		SY. HUANG and KT. CHENG, "ErrorTracer: design error diagnosis based on fault simulation techniques" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 9, September 1999, pp. 1341-1352.	
THS		CC. LIN et al, "Logic synthesis for engineering change" IEEE Transactions on Computer-Alded Design of Integrated Circuits and Systems, vol. 18, no. 3, March 1999, pp. 282-292, IEEE, U.S.A.	IVED
THS		SY. HUANG et al, "Fault simulation based design error diagnosis for sequential circuits" Proceedings Design Automation Conference, June 1998, pp. 632-637,	2 6 2002
t45		ACW, U.S.A. A. G. VENERIS and I.N. HAJJ, "A fast algorithm for locating and correcting simple CHNO OG design errors in VLSI digital circuits" Proceedings Great Lake Symposium on VLSI Design, March 1997, pp. 45-50, IEEE, U.S.A.	Venier 21
T1+3		SY. HUANG et al, "Incremental logic rectification" Proceedings VLSI Test Symposium, April 1997, pp. 143-129; IEEE, U.S.A. 나약	
THS		SY. HUANG et al, "ErrorTracer: a fault simulation-based approach to design error diagnosis" Proceedings International Test Conference, November 1997, pp. 974-981, IEEE, U.S.A.	
TH		CC. LIN et al, "Logic synthesis for enginerring change" Proceedings Design Automation Conference, June 1995, pp. 647-652, ACM, U.S.A.	
TOHS		I. POMERANZ and S. REDDY, "On correction of multiple design errors" IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 2, February 1995, pp. 255-264, IEEE U.S.A.	
+43		I. POMERANZ and S. M. REDDY, "On error correction in macro-based circuits" Proceedings International Conference on Computer-Aided Design, November 1994, pp. 568-574, ACM, U.S.A.	
THS		D. BRAND et al, "Incremental synthesis" Proceedings International Conference on Computer-Aided Design, November 1994, pp. 14-18, ACM, U.S.A.	

	Examiner Signature	Jam Stupe	Date Considered	5/20/04
- 1	CIGILATA	74.4.1.1.2.7.2.7.2.7.2.7.2.2.2.2.2.2.2.2.2.2		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/08B (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

ot of 1995, no persons are required to respond to a collection of Information unless it contains a valid OMB

Complete if Known 09/759,414 Applicati n Numb r INFORMATION DISCLOSURE 01-13-2001 LI, ZHE Filing Date STATEMENT BY APPLICANT First Named Inventor 2123 Group Art Unit TESKA, KEVIN J Examiner Name (use as many sheets as necessary) of Attorney Docket Number Sheet

			OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS			
1	Examiner Initials	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the tem (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²		
	143		A. KUEHLMANN et al, "Error diagnosis for transistor-level verification" Proceedings Design Automation Conference, June 1994, pp. 218-224, ACM, U.S.A.			
RECE	IVED		I. POMERANZ and S.M. REDDY, "A method for diagnosing implementations errors in synchronous sequential circuits and its implications on synthesis" Proceedings European Conference on Design Automation, September 1993, pp. 252-258, IEEE.			
APR 2	6 2002 ^S		M. FUJITA, "Methods for automatic design error correction in sequential circuits" Proceedings European Conference on Design Automation, September 1993, pp. 76-80, IEEE.			
Technology (enter 21(0	PY. CHUNG et al, "Diagnosis and correction of logic design errors in digital circcuits" Proceedings Design Automation Conference, June 1993, pp. 503-508, IEEE, U.S.A.			
	THS		SY KUO, "Locating logic design errors via test generation and don't-care propagation" Proceedings European Design Automation Conference, September 1992, pp. 466-471, IEEE.			
	THS		PY. CHUNG and I.N. HAJJ, "ACCORD: automatic catching and correction of logic design errors in combinational circuits" Proceedings International Test Conference, October 1992, pp. 742-751, IEEE. U.S.A.			
	THS		Y. WATANABE and R. BRAYTON, "Incremental synthesis for engineering changes" Proceedings International Conference on Computer-Aided Design, November 1991, pp. 40-43, IEEE, U.S.A.			
	745		M. TOMITA et al, "An algorithm for locating logic design errors" Proceedings International Conference on Computer-Aided Design, November 1990, pp. 468-471, IEEE, U.S.A.			
	THS		HT. LIAW et al, "Efficient automatic diagnosis of digital circuits" Proceedings International Conference on Computer-Aided Design, November 1990, pp. 464-467, IEEE, U.S.A.			
	111S		J.C. MADRE et al, "Automating the diagnosis and the rectification of design errors with PRIAM" Proceedings International Conference on Computer-Aided Design, November 1989, pp. 30-33, IEEE, U.S.A.			
	THS		K.A. TAMURA, "Locating functional errors in logic circuits" Proceedings Design Automation Conference, June 1989, pp. 185-191, ACM, U.S.A.			

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.